Architecture-aware configuration and scheduling of matrix multiplication on asymmetric multicore processors
2016 ◽
Vol 13
(1)
◽
pp. 25-38
◽
2018 ◽
Vol 17
◽
pp. 81-95
Keyword(s):