Flag and Register Array Based High Performance Instruction Set Architecture of Embedded Processor

Author(s):  
B. Pandey ◽  
S. Jain ◽  
M. Kumar
2021 ◽  
Vol 336 ◽  
pp. 04018
Author(s):  
Ping Deng ◽  
Xiaolong Zhu ◽  
Haiyan Sun ◽  
Yi Ren

The processor FT_MX is a high-performance chip independently developed by the National University of Defense Technology, with an innovative architecture and instruction set. LLVM architecture is a widely used and efficient open source compiler framework initiated by the University of Illinois. This paper introduces the basic architecture and functions of LLVM, analyzes the back-end migration mechanism of the architecture in detail, and gives the specific process of implementing FT_MX back-end migration, and realizes the support of LLVM architecture to the back-end of FT_MX processor.


Sign in / Sign up

Export Citation Format

Share Document