A novel single-rail variable encoded completion detection scheme for self-timed circuit design using ternary multiple valued logic

Proceedings of the IEEE 2nd Dallas CAS Workshop on Low Power/Low Voltage Mixed-Signal Circuits & Systems (DCAS-01) (Cat. No.01EX454) ◽

10.1109/dcas.2001.920983 ◽

2002 ◽

Author(s):

C.L. Connell ◽

P.T. Balsara

Keyword(s):

Circuit Design ◽

Detection Scheme ◽

Multiple Valued Logic

Download Full-text

A study on the constructions of MOVAGs based on algorithm for multiple-valued logic function manipulation and the circuit design using T-gate

Proceedings of IEEE. IEEE Region 10 Conference. TENCON 99. 'Multimedia Technology for Asia-Pacific Information Infrastructure' (Cat. No.99CH37030) ◽

10.1109/tencon.1999.818433 ◽

2003 ◽

Author(s):

Byoung-Hee Yoon ◽

Jae-Suk Choi ◽

Jong-Hak Hwang ◽

Heung-Soo Kim

Keyword(s):

Circuit Design ◽

Logic Function ◽

Multiple Valued Logic

Download Full-text

A study on the highly parallel multiple-valued logic circuit design method based on the DTG

Proceedings of IEEE. IEEE Region 10 Conference. TENCON 99. 'Multimedia Technology for Asia-Pacific Information Infrastructure' (Cat. No.99CH37030) ◽

10.1109/tencon.1999.818728 ◽

2003 ◽

Author(s):

Gi-Su Na ◽

Jea-Hwan Shim ◽

Hyeon-Kyoeng Seong ◽

Heung-Soo Kim

Keyword(s):

Circuit Design ◽

Design Method ◽

Logic Circuit ◽

Multiple Valued Logic

Download Full-text

Bi-Decomposition of Function Sets in Multiple-Valued Logic for Circuit Design and Data Mining

Artificial Intelligence in Logic Design ◽

10.1007/978-1-4020-2075-9_4 ◽

2004 ◽

pp. 73-107 ◽

Author(s):

Christian Lang ◽

Bernd Steinbach

Keyword(s):

Data Mining ◽

Circuit Design ◽

Multiple Valued Logic

Download Full-text

The circuit design of multiple-valued logic voltage-mode adders

ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196) ◽

10.1109/iscas.2001.922197 ◽

2002 ◽

Author(s):

I.M. Thoidis ◽

D. Soudris ◽

J.M. Fernandez ◽

A. Thanailakis

Keyword(s):

Circuit Design ◽

Voltage Mode ◽

Multiple Valued Logic

Download Full-text

Multiple-valued logic model for computer-aided circuit design

International Journal of Electronics ◽

10.1080/00207218908921124 ◽

1989 ◽

Vol 67 (5) ◽

pp. 727-734

Author(s):

YACOUB AHMED SALEH

Keyword(s):

Circuit Design ◽

Logic Model ◽

Multiple Valued Logic ◽

Download Full-text

Bi-Decomposition of Function Sets in Multiple-Valued Logic for Circuit Design and Data Mining

Artificial Intelligence Review ◽

10.1023/b:aire.0000006608.31990.cd ◽

2003 ◽

Vol 20 (3/4) ◽

pp. 233-267 ◽

Author(s):

Christian Lang ◽

Bernd Steinbach

Keyword(s):

Data Mining ◽

Circuit Design ◽

Multiple Valued Logic

Download Full-text

Fast Techniques for Integrated Circuit Design

10.1017/9781108682336 ◽

2019 ◽

Author(s):

Mikael Sahrling

Keyword(s):

Circuit Design ◽

Integrated Circuit ◽

Integrated Circuit Design

Download Full-text

Correlation-coefficient optimisation in integrated-circuit design

IEE Proceedings G (Electronic Circuits and Systems) ◽

10.1049/ip-g-1.1982.0034 ◽

1982 ◽

Vol 129 (4) ◽

pp. 199

Author(s):

A.R. Thorbjornsen

Keyword(s):

Correlation Coefficient ◽

Circuit Design ◽

Integrated Circuit ◽

Integrated Circuit Design

Download Full-text

The inverse problem to matrix polynomial factorisation and its application to circuit design

IEE Proceedings G (Electronic Circuits and Systems) ◽

10.1049/ip-g-1.1985.0045 ◽

1985 ◽

Vol 132 (5) ◽

pp. 221

Author(s):

Z.W. Trzaska

Keyword(s):

Inverse Problem ◽

Circuit Design ◽

Matrix Polynomial

Download Full-text

Designing Dynamic Circuit Response (Analog Circuit Design Series: Volume 2)

10.1049/sbcs014e ◽

2010 ◽

Author(s):

D. Feucht

Keyword(s):

Circuit Design ◽

Analog Circuit ◽

Analog Circuit Design

Download Full-text