A study on power integrity in a 3D chip stack using dynamic power supply current emulation and power noise monitoring
Keyword(s):
Keyword(s):
Keyword(s):
Keyword(s):
Keyword(s):
Keyword(s):
2001 ◽
Vol 148
(4)
◽
pp. 217
◽
Keyword(s):