JOGM: A CMOS cell layout style using jogged transistor gates

Proceedings of EURO-DAC 93 and EURO-VHDL 93- European Design Automation Conference ◽

10.1109/eurdac.1993.410635 ◽

2002 ◽

Author(s):

R.D. Hindmarsh

Download Full-text