scholarly journals A Wideband Sliding Correlator based Channel Sounder in 65 nm CMOS: An Evaluation Board Design

Author(s):  
Dipankar Shakya ◽  
Ting Wu ◽  
Theodore S. Rappaport
2008 ◽  
Vol 7 (9) ◽  
pp. 3488-3497 ◽  
Author(s):  
R.J. Pirkl ◽  
G.D. Durgin

2021 ◽  
Vol 19 (1) ◽  
pp. 1
Author(s):  
Varuliantor Dear ◽  
Adi Purwono ◽  
Iskandar Iskandar ◽  
Adit Kurniawan ◽  
Prayitno Abadi

2021 ◽  
Vol 11 (1) ◽  
pp. 429
Author(s):  
Min-Su Kim ◽  
Youngoo Yang ◽  
Hyungmo Koo ◽  
Hansik Oh

To improve the performance of analog, RF, and digital integrated circuits, the cutting-edge advanced CMOS technology has been widely utilized. We successfully designed and implemented a high-speed and low-power serial-to-parallel (S2P) converter for 5G applications based on the 28 nm CMOS technology. It can update data easily and quickly using the proposed address allocation method. To verify the performances, an embedded system (NI-FPGA) for fast clock generation on the evaluation board level was also used. The proposed S2P converter circuit shows extremely low power consumption of 28.1 uW at 0.91 V with a core die area of 60 × 60 μm2 and operates successfully over a wide clock frequency range from 5 M to 40 MHz.


Sign in / Sign up

Export Citation Format

Share Document