Substrate triggering and salicide effects on ESD performance and protection circuit design in deep submicron CMOS processes

Author(s):  
A. Amerasekera ◽  
C. Duvvury ◽  
V. Reddy ◽  
M. Rodder
Sign in / Sign up

Export Citation Format

Share Document