Substrate triggering and salicide effects on ESD performance and protection circuit design in deep submicron CMOS processes
Keyword(s):
Keyword(s):
Keyword(s):
2002 ◽
Vol 15
(4)
◽
pp. 552-554
◽
Keyword(s):