Multi Clock Flooded LDPC Decoding Architecture with Reduced Memory and Interconnect
Keyword(s):
2016 ◽
Vol E99.C
(2)
◽
pp. 293-301
◽
2011 ◽
Vol 30
(5)
◽
pp. 1167-1170
Keyword(s):
2021 ◽
Keyword(s):