scholarly journals Exploiting multi-level parallelism for low-latency activity recognition in streaming video

Author(s):  
Ming-yu Chen ◽  
Lily Mummert ◽  
Padmanabhan Pillai ◽  
Alexander Hauptmann ◽  
Rahul Sukthankar
2010 ◽  
Vol 7 (1) ◽  
pp. 189-200 ◽  
Author(s):  
Haitao Wei ◽  
Yu Junqing ◽  
Li Jiang

As a video coding standard, H.264 achieves high compress rate while keeping good fidelity. But it requires more intensive computation than before to get such high coding performance. A Hierarchical Multi-level Parallelisms (HMLP) framework for H.264 encoder is proposed which integrates four level parallelisms - frame-level, slice-level, macroblock-level and data-level into one implementation. Each level parallelism is designed in a hierarchical parallel framework and mapped onto the multi-cores and SIMD units on multi-core architecture. According to the analysis of coding performance on each level parallelism, we propose a method to combine different parallel levels to attain a good compromise between high speedup and low bit-rate. The experimental results show that for CIF format video, our method achieves the speedup of 33.57x-42.3x with 1.04x-1.08x bit-rate increasing on 8-core Intel Xeon processor with SIMD Technology.


Author(s):  
Claudia Roberta Calidonna ◽  
Claudia Di Napoli ◽  
Maurizio Giordano ◽  
Mario Mango Furnari

IEEE Access ◽  
2020 ◽  
Vol 8 ◽  
pp. 118707-118724 ◽  
Author(s):  
Leonardo Suriano ◽  
Andres Otero ◽  
Alfonso Rodriguez ◽  
Manuel Sanchez-Renedo ◽  
Eduardo De La Torre

2019 ◽  
Vol 13 ◽  
Author(s):  
Alessandro Bria ◽  
Massimo Bernaschi ◽  
Massimiliano Guarrasi ◽  
Giulio Iannello

2021 ◽  
Author(s):  
Vincent Dumont ◽  
Casey Garner ◽  
Anuradha Trivedi ◽  
Chelsea Jones ◽  
Vidya Ganapati ◽  
...  

2014 ◽  
Vol 24 (12) ◽  
pp. 2782-2796
Author(s):  
Shi-Gang LI ◽  
Chang-Jun HU ◽  
Jue WANG ◽  
Jian-Jiang LI

Sign in / Sign up

Export Citation Format

Share Document