scholarly journals DSP TMS320C6678 Based SHVC Encoder Implementation and its Optimization

2022 ◽  
Vol 10 (5) ◽  
pp. 24-31
Author(s):  
Ibtissem Wali ◽  
◽  
Amina Kessentini ◽  
Mohamed Ali Ben Ayed ◽  
Nouri Masmoudi ◽  
...  
Keyword(s):  
Real Time ◽  
Performance Optimization ◽  
Digital Signal ◽  
Experimental Tests ◽  
Video Encoding ◽  
Performance Achievement ◽  
Time Encoding ◽  
Promising Solution ◽  
Signal Processors ◽  
Programmable Processors

The programmable processors newest technologies, as for example the multicore Digital Signal Processors (DSP), offer a promising solution for overcoming the complexity of the real time video encoding application. In this paper, the SHVC video encoder was effectively implemented just on a single core among the eight cores of TMS320C6678 DSP for a Common Intermediate Format (CIF)input video sequence resolution(352x288). Performance optimization of the SHVC encoder had reached up 41% compared to its reference software enabling a real-time implementation of the SHVC encoder for CIF input videos sequence resolution. The proposed SHVC implementation was carried out on different quantization parameters (QP). Several experimental tests had proved our performance achievement for real-time encoding on TMS320C6678.

scholarly journals Performance Optimization of 1-bit Full Adder Cell based on CNTFET Transistor

2019 ◽  
Vol 9 (6) ◽  
pp. 4933-4936
Author(s):  
H. Ghabri ◽  
D. Ben Issa ◽  
H. Samet
Keyword(s):  
Performance Optimization ◽  
Field Effect Transistor ◽  
Digital Circuits ◽  
Digital Signal ◽  
Full Adder ◽  
Cmos Technology ◽  
Digital Signal Processors ◽  
Effect Transistor ◽  
Power Delay Product ◽  
Signal Processors

The full adder is a key component for many digital circuits like microprocessors or digital signal processors. Its main utilization is to perform logical and arithmetic operations. This has empowered the designers to continuously optimize this circuit and ameliorate its characteristics like robustness, compactness, efficiency, and scalability. Carbon Nanotube Field Effect Transistor (CNFET) stands out as a substitute for CMOS technology for designing circuits in the present-day technology. The objective of this paper is to present an optimized 1-bit full adder design based on CNTFET transistors inspired by new CMOS full adder design [1] with enhanced performance parameters. For a power supply of 0.9V, the count of transistors is decreased to 10 and the power is almost split in two compared to the best existing CNTFET based adder. This design offers significant improvement when compared to existing designs such as C-CMOS, TFA, TGA, HPSC, 18T-FA adder, etc. Comparative data analysis shows that there is 37%, 50%, and 49% amelioration in terms of area, delay, and power delay product respectively compared to both CNTFET and CMOS based adders in existing designs. The circuit was designed in 32nm technology and simulated with HSPICE tools.

Sign in / Sign up

Export Citation Format

Share Document