(Short Paper) A Faster Constant-Time Algorithm of CSIDH Keeping Two Points

Author(s):  
Hiroshi Onuki ◽  
Yusuke Aikawa ◽  
Tsutomu Yamazaki ◽  
Tsuyoshi Takagi
2012 ◽  
Vol 614-615 ◽  
pp. 1471-1476
Author(s):  
Xin Yao ◽  
Yuan Yuan Li ◽  
Ming Chun Wang

Stable epistemologies and Internet QoS have garnered minimal interest from both cyberneticists and physicists in the last several years. Given the current status of semantic communication, scholars obviously desire the emulation of model checking. In this position paper, we concentrate our efforts on proving that suffix trees can be made homogeneous, scalable, and low-energy. Results showed that the well-known constant-time algorithm for the evaluation of DHCP is optimal, and ShernCod is no exception to that rule. Furthermore, our application successfully analyzed many flip-flop gates at once. This paper also disconfirmed not only that multi-processors and Smalltalk can collude to fulfill this objective, but that the same is true for model checking. Finally, this study provided evidences that the well-known pseudorandom algorithm for the improvement of 802.11b is in Co-NP.


1993 ◽  
Vol 03 (02) ◽  
pp. 171-177 ◽  
Author(s):  
B. PRADEEP ◽  
C. SIVA RAM MURTHY

The task or precedence graph formalism is a practical tool to study algorithm parallelization. Redundancy in such task graphs gives rise to numerous avoidable inter-task dependencies which invariably complicates the process of parallelization. In this paper we present an O(1) time algorithm for the elimination of redundancy in such graphs on Processor Arrays with Reconfigurable Bus Systemusing O(n4) processors, The previous parallel algorithm available in the literature for redundancy elimination in task graphs takes O(n2) time using O(n) processors.


1995 ◽  
Vol 05 (03) ◽  
pp. 401-412 ◽  
Author(s):  
MARK S. MERRY ◽  
JOHNNIE BAKER

Sorting techniques have numerous applications in computer science. Current real number and integer sorting techniques for the reconfigurable mesh operate in constant time using a reconfigurable mesh of size n × n to sort n numbers. This paper presents a constant time algorithm to sort n items on a reconfigurable network with [Formula: see text] switches and [Formula: see text] processors. Also, new constant time selection and compression algorithms are given. All results may also be implemented on the 3-D reconfigurable mesh.


Author(s):  
Hiroshi ONUKI ◽  
Yusuke AIKAWA ◽  
Tsutomu YAMAZAKI ◽  
Tsuyoshi TAKAGI
Keyword(s):  

Sign in / Sign up

Export Citation Format

Share Document