Synthesis of circuits derived from decision diagrams-combining small delay and testability
2010 ◽
Vol 130
(7)
◽
pp. 1118-1124
◽
2014 ◽
Vol E97.A
(6)
◽
pp. 1171-1179
1999 ◽
Vol 31
(7-9)
◽
pp. 1-7
Keyword(s):