Scaling the high-performance double-gate SOI MOSFET down to the 32 nm technology node with SiO/sub 2/-based gate stacks
2018 ◽
Vol 7
(2.8)
◽
pp. 191
Keyword(s):
Keyword(s):
Keyword(s):
Keyword(s):