A variable-latency, ultra-low-voltage RISC processor with a new in-situ error detection and correction technique

2016 ◽  
Author(s):  
Chi-Chun Lin ◽  
Kuo-Chiang Chang ◽  
Chih-Wei Liu
Keyword(s):  
Error Detection ◽  
Low Voltage ◽  
Risc Processor ◽  
Correction Technique ◽  
Error Detection And Correction ◽  
Variable Latency

scholarly journals Low-overhead, one-cycle timing-error detection and correction technique for flip-flop based pipelines

2019 ◽  
Vol 16 (11) ◽  
pp. 20190180-20190180
Author(s):  
Jongeun Koo ◽  
Eunhyeok Park ◽  
Dongyoung Kim ◽  
Junki Park ◽  
Sungju Ryu ◽  
...  
Keyword(s):  
Error Detection ◽  
Timing Error ◽  
Flip Flop ◽  
Correction Technique ◽  
Error Detection And Correction

Offset DMR: A Low Overhead Soft Error Detection and Correction Technique for Transform-Based Convolution

2011 ◽  
Vol 60 (10) ◽  
pp. 1511-1516 ◽  
Author(s):  
Pedro Reviriego ◽  
Chris Bleakley ◽  
Juan Antonio Maestro ◽  
Anne O'Donnell
Keyword(s):  
Error Detection ◽  
Soft Error ◽  
Correction Technique ◽  
Error Detection And Correction
Sign in / Sign up

Export Citation Format

Share Document