executable specification
Recently Published Documents


TOTAL DOCUMENTS

67
(FIVE YEARS 4)

H-INDEX

12
(FIVE YEARS 1)

2021 ◽  
pp. 234-249
Author(s):  
Mark Thom ◽  
Harold Boley ◽  
Theodoros Mitsikas

IEEE Access ◽  
2019 ◽  
Vol 7 ◽  
pp. 10892-10904 ◽  
Author(s):  
Junqi Ren ◽  
Lei Liu ◽  
Feng Liu ◽  
Wenbo Zhou ◽  
Shuai Lu

10.29007/jnl6 ◽  
2018 ◽  
Author(s):  
Cornelis Huizing ◽  
Ruurd Kuiper ◽  
Tom Verhoeff

We formulate and prove two Rice-like theoremsthat characterize limitations on nameability of propertieswithin a given naming scheme for partial functions.Such a naming scheme can, but need not be, an executable formalism.A programming language is an example of an executable naming scheme,where the program text names the partial function it implements.Halting is an example of a propertythat is not nameable in that naming scheme.The proofs reveal requirements on the naming schemeto make the characterization work.Universal programming languages satisfy these requirements,but also other formalisms can satisfy them.We present some non-universal programming languagesand a non-executable specification languagesatisfying these requirements.Our theorems haveTuring's well-known Halting Theorem and Rice's Theorem as special cases,by applying them to a universal programming language or Turing Machines as naming scheme.Thus, our proofs separate the nature of the naming scheme(which can, but need not, coincide with computability) from the diagonal argument.This sheds further light on how far reaching and simple the `diagonal' argument is in itself.


Author(s):  
Mihaela Bornea ◽  
Julian Dolby ◽  
Achille Fokoue ◽  
Anastasios Kementsietsidis ◽  
Kavitha Srinivas ◽  
...  

2012 ◽  
Vol 263-266 ◽  
pp. 1768-1772
Author(s):  
Yong Zhu

The research in accordance with the “description - synthesize” methodology to describe ASIP model is put forward. The executable specification described by the ADL drives the entire design process, and will be synthesized for HDL (Hardware Description Language) logic in EDA software framework to generate automatic design tools.


Sign in / Sign up

Export Citation Format

Share Document