Proceedings 1999 Design Automation Conference (Cat. No. 99CH36361)
Latest Publications

TOTAL DOCUMENTS

182

(FIVE YEARS 0)

H-INDEX

(FIVE YEARS 0)

Published By IEEE

1581130929

Latest Documents Most Cited Documents Contributed Authors Related Sources Related Keywords

Behavioral network graph unifying the domains of high-level and logic synthesis

Proceedings 1999 Design Automation Conference (Cat. No. 99CH36361) ◽

10.1109/dac.1999.781314 ◽

2003 ◽

Cited By ~ 2

Author(s):

R.A. Bergamaschi

Keyword(s):

Logic Synthesis ◽

Network Graph ◽

High Level

Download Full-text

Dealing with inductance in high-speed chip design

Proceedings 1999 Design Automation Conference (Cat. No. 99CH36361) ◽

10.1109/dac.1999.782218 ◽

2003 ◽

Cited By ~ 20

Author(s):

P. Restle ◽

A. Ruehli ◽

S.G. Walker

Keyword(s):

High Speed ◽

Chip Design

Download Full-text

Coverage estimation for symbolic model checking

Proceedings 1999 Design Automation Conference (Cat. No. 99CH36361) ◽

10.1109/dac.1999.781330 ◽

2003 ◽

Cited By ~ 36

Author(s):

Y. Hoskote ◽

T. Kam ◽

Pei-Hsin Ho ◽

Xudong Zhao

Keyword(s):

Model Checking ◽

Symbolic Model Checking ◽

Symbolic Model ◽

Coverage Estimation

Download Full-text

Robust rational function approximation algorithm for model generation

Proceedings 1999 Design Automation Conference (Cat. No. 99CH36361) ◽

10.1109/dac.1999.781313 ◽

2003 ◽

Cited By ~ 29

Author(s):

C.P. Coelho ◽

J.R. Phillips ◽

L.M. Silveira

Keyword(s):

Approximation Algorithm ◽

Rational Function ◽

Function Approximation ◽

Model Generation ◽

Rational Function Approximation

Download Full-text

Crosstalk minimization using wire perturbations

Proceedings 1999 Design Automation Conference (Cat. No. 99CH36361) ◽

10.1109/dac.1999.781281 ◽

2003 ◽

Cited By ~ 18

Author(s):

P. Saxena ◽

C.L. Liu

Download Full-text

Symbolic model checking using SAT procedures instead of BDDs

Proceedings 1999 Design Automation Conference (Cat. No. 99CH36361) ◽

10.1109/dac.1999.781333 ◽

2003 ◽

Cited By ~ 130

Author(s):

A. Biere ◽

A. Cimatti ◽

E.M. Clarke ◽

M. Fujita ◽

Y. Zhu

Keyword(s):

Model Checking ◽

Symbolic Model Checking ◽

Symbolic Model

Download Full-text

Lowering power consumption in clock by using globally asynchronous locally synchronous design style

Proceedings 1999 Design Automation Conference (Cat. No. 99CH36361) ◽

10.1109/dac.1999.782202 ◽

2003 ◽

Cited By ~ 42

Author(s):

A. Hemani ◽

T. Meincke ◽

S. Kumar ◽

A. Postula ◽

T. Olsson ◽

...

Keyword(s):

Power Consumption ◽

Globally Asynchronous Locally Synchronous ◽

Design Style

Download Full-text

Kernel-based power optimization of RTL components: exact and approximate extraction algorithms

Proceedings 1999 Design Automation Conference (Cat. No. 99CH36361) ◽

10.1109/dac.1999.781320 ◽

2003 ◽

Cited By ~ 1

Author(s):

L. Benini ◽

G. De Micheli ◽

E. Macii ◽

G. Odasso ◽

M. Poncino

Keyword(s):

Power Optimization

Download Full-text

Efficient computation of quasi-periodic circuit operating conditions via a mixed frequency/time approach

Proceedings 1999 Design Automation Conference (Cat. No. 99CH36361) ◽

10.1109/dac.1999.782020 ◽

2003 ◽

Cited By ~ 3

Author(s):

Dan Feng ◽

J. Phillips ◽

K. Nabors ◽

K. Kundert ◽

J. White

Keyword(s):

Operating Conditions ◽

Efficient Computation ◽

Mixed Frequency

Download Full-text

Multilevel k-way hypergraph partitioning

Proceedings 1999 Design Automation Conference (Cat. No. 99CH36361) ◽

10.1109/dac.1999.781339 ◽

2003 ◽

Cited By ~ 82

Author(s):

G. Karypis ◽

V. Kumar

Keyword(s):

Hypergraph Partitioning

Download Full-text

Proceedings 1999 Design Automation Conference (Cat. No. 99CH36361)Latest Publications

TOTAL DOCUMENTS

H-INDEX

Published By IEEE

Behavioral network graph unifying the domains of high-level and logic synthesis

Dealing with inductance in high-speed chip design

Coverage estimation for symbolic model checking

Robust rational function approximation algorithm for model generation

Crosstalk minimization using wire perturbations

Symbolic model checking using SAT procedures instead of BDDs

Lowering power consumption in clock by using globally asynchronous locally synchronous design style

Kernel-based power optimization of RTL components: exact and approximate extraction algorithms

Efficient computation of quasi-periodic circuit operating conditions via a mixed frequency/time approach

Multilevel k-way hypergraph partitioning

Proceedings 1999 Design Automation Conference (Cat. No. 99CH36361)
Latest Publications