2013 IEEE 19th International Symposium on High Performance Computer Architecture (HPCA)
Latest Publications

TOTAL DOCUMENTS

(FIVE YEARS 0)

H-INDEX

(FIVE YEARS 0)

Published By IEEE

9781467355872, 9781467355858, 9781467355865

Latest Documents Most Cited Documents Contributed Authors Related Sources Related Keywords

A case for Refresh Pausing in DRAM memory systems

2013 IEEE 19th International Symposium on High Performance Computer Architecture (HPCA) ◽

10.1109/hpca.2013.6522355 ◽

2013 ◽

Cited By ~ 47

Author(s):

Prashant Nair ◽

Chia-Chen Chou ◽

Moinuddin K. Qureshi

Keyword(s):

Memory Systems

Download Full-text

Scaling towards kilo-core processors with asymmetric high-radix topologies

2013 IEEE 19th International Symposium on High Performance Computer Architecture (HPCA) ◽

10.1109/hpca.2013.6522344 ◽

2013 ◽

Cited By ~ 37

Author(s):

N. Abeyratne ◽

R. Das ◽

Qingkun Li ◽

K. Sewell ◽

B. Giridhar ◽

...

Keyword(s):

High Radix

Download Full-text

ECM: Effective Capacity Maximizer for high-performance compressed caching

2013 IEEE 19th International Symposium on High Performance Computer Architecture (HPCA) ◽

10.1109/hpca.2013.6522313 ◽

2013 ◽

Cited By ~ 12

Author(s):

Seungcheol Baek ◽

Hyung Gyu Lee ◽

C. Nicopoulos ◽

Junghee Lee ◽

Jongman Kim

Keyword(s):

High Performance ◽

Effective Capacity

Download Full-text

Power-efficient computing for compute-intensive GPGPU applications

2013 IEEE 19th International Symposium on High Performance Computer Architecture (HPCA) ◽

10.1109/hpca.2013.6522330 ◽

2013 ◽

Cited By ~ 35

Author(s):

S. Z. Gilani ◽

Nam Sung Kim ◽

M. J. Schulte

Keyword(s):

Power Efficient

Download Full-text

Author index

2013 IEEE 19th International Symposium on High Performance Computer Architecture (HPCA) ◽

10.1109/hpca.2013.6522299 ◽

2013 ◽

Download Full-text

Power-performance co-optimization of throughput core architecture using resistive memory

2013 IEEE 19th International Symposium on High Performance Computer Architecture (HPCA) ◽

10.1109/hpca.2013.6522331 ◽

2013 ◽

Cited By ~ 44

Author(s):

N. Goswami ◽

Bingyi Cao ◽

Tao Li

Keyword(s):

Resistive Memory ◽

Power Performance

Download Full-text

Tiered-latency DRAM: A low latency and low cost DRAM architecture

2013 IEEE 19th International Symposium on High Performance Computer Architecture (HPCA) ◽

10.1109/hpca.2013.6522354 ◽

2013 ◽

Cited By ~ 40

Author(s):

Donghyuk Lee ◽

Yoongu Kim ◽

V. Seshadri ◽

Jamie Liu ◽

L. Subramanian ◽

...

Keyword(s):

Low Cost ◽

Low Latency

Download Full-text

Improving multi-core performance using mixed-cell cache architecture

2013 IEEE 19th International Symposium on High Performance Computer Architecture (HPCA) ◽

10.1109/hpca.2013.6522312 ◽

2013 ◽

Cited By ~ 15

Author(s):

S. M. Khan ◽

A. R. Alameldeen ◽

C. Wilkerson ◽

J. Kulkarni ◽

D. A. Jimenez

Keyword(s):

Mixed Cell ◽

Cache Architecture

Download Full-text

Enabling distributed generation powered sustainable high-performance data center

2013 IEEE 19th International Symposium on High Performance Computer Architecture (HPCA) ◽

10.1109/hpca.2013.6522305 ◽

2013 ◽

Cited By ~ 11

Author(s):

Chao Li ◽

Ruijin Zhou ◽

Tao Li

Keyword(s):

Distributed Generation ◽

Data Center ◽

High Performance ◽

Performance Data

Download Full-text

Layout-conscious random topologies for HPC off-chip interconnects

2013 IEEE 19th International Symposium on High Performance Computer Architecture (HPCA) ◽

10.1109/hpca.2013.6522343 ◽

2013 ◽

Cited By ~ 20

Author(s):

M. Koibuchi ◽

I. Fujiwara ◽

H. Matsutani ◽

H. Casanova

Download Full-text

2013 IEEE 19th International Symposium on High Performance Computer Architecture (HPCA)Latest Publications

TOTAL DOCUMENTS

H-INDEX

Published By IEEE

A case for Refresh Pausing in DRAM memory systems

Scaling towards kilo-core processors with asymmetric high-radix topologies

ECM: Effective Capacity Maximizer for high-performance compressed caching

Power-efficient computing for compute-intensive GPGPU applications

Author index

Power-performance co-optimization of throughput core architecture using resistive memory

Tiered-latency DRAM: A low latency and low cost DRAM architecture

Improving multi-core performance using mixed-cell cache architecture

Enabling distributed generation powered sustainable high-performance data center

Layout-conscious random topologies for HPC off-chip interconnects

2013 IEEE 19th International Symposium on High Performance Computer Architecture (HPCA)
Latest Publications