ScienceGate
Advanced Search
Author Search
Journal Finder
Blog
Sign in / Sign up
ScienceGate
Search
Author Search
Journal Finder
Blog
Sign in / Sign up
Design-Process-Technology Co-optimization for Manufacturability XIII
Latest Publications
TOTAL DOCUMENTS
40
(FIVE YEARS 40)
H-INDEX
2
(FIVE YEARS 2)
Published By SPIE
9781510625716, 9781510625723
Latest Documents
Most Cited Documents
Contributed Authors
Related Sources
Related Keywords
Latest Documents
Most Cited Documents
Contributed Authors
Related Sources
Related Keywords
Front Matter: Volume 10962
Design-Process-Technology Co-optimization for Manufacturability XIII
◽
10.1117/12.2533864
◽
2019
◽
Keyword(s):
Matter Volume
Download Full-text
EUV mask synthesis with rigorous ILT for process window improvement
Design-Process-Technology Co-optimization for Manufacturability XIII
◽
10.1117/12.2515156
◽
2019
◽
Author(s):
Kyle Braam
◽
Kosta Selinidis
◽
Wolfgang Hoppe
◽
Hongyuan Cai
◽
Guangming Xiao
Keyword(s):
Process Window
Download Full-text
A novel design-for-yield solution based on interconnect level layout improvements at 7nm technology node
Design-Process-Technology Co-optimization for Manufacturability XIII
◽
10.1117/12.2514896
◽
2019
◽
Author(s):
Jaehwan Kim
◽
Sangah Lee
◽
Byungchul Shin
◽
Junsu Jeon
◽
Jin Kim
◽
...
Keyword(s):
Technology Node
◽
Novel Design
◽
Design For Yield
Download Full-text
Using machine learning in the physical modeling of lithographic processes
Design-Process-Technology Co-optimization for Manufacturability XIII
◽
10.1117/12.2519848
◽
2019
◽
Cited By ~ 3
Author(s):
Kostas Adam
◽
Shashidhara K. Ganjugunte
◽
Clement Moyroud
◽
Kanstantsin Shchehlik
◽
Michael C. Lam
◽
...
Keyword(s):
Machine Learning
◽
Physical Modeling
Download Full-text
EUV computational lithography using accelerated topographic mask simulation
Design-Process-Technology Co-optimization for Manufacturability XIII
◽
10.1117/12.2515668
◽
2019
◽
Cited By ~ 2
Author(s):
Vitaly Domnenko
◽
Bernd Küchler
◽
Wolfgang Hoppe
◽
Jürgen Preuninger
◽
Ulrich Klostermann
◽
...
Download Full-text
Standard-cell design architecture options below 5nm node: The ultimate scaling of FinFET and Nanosheet
Design-Process-Technology Co-optimization for Manufacturability XIII
◽
10.1117/12.2514569
◽
2019
◽
Cited By ~ 4
Author(s):
Syed Muhammad Yasser Sherazi
◽
Miroslav Cupak
◽
Pieter Weckx
◽
Odysseas Zografos
◽
Doyoung Jang
◽
...
Keyword(s):
Cell Design
◽
Standard Cell
Download Full-text
SALELE process from theory to fabrication
Design-Process-Technology Co-optimization for Manufacturability XIII
◽
10.1117/12.2517051
◽
2019
◽
Author(s):
Youssef Drissi
◽
Werner Gillijns
◽
Jae Uk Lee
◽
Ryan Ryoung han Kim
◽
Ahmed Hamed Fatehy
◽
...
Download Full-text
CFET standard-cell design down to 3Track height for node 3nm and below
Design-Process-Technology Co-optimization for Manufacturability XIII
◽
10.1117/12.2514571
◽
2019
◽
Author(s):
Syed Muhammad Yasser Sherazi
◽
Jung Kyu Chae
◽
P. Debacker
◽
L. Matti
◽
D. Verkest
◽
...
Keyword(s):
Cell Design
◽
Standard Cell
Download Full-text
FEOL CMP modeling challenges and solution in 3D NAND
Design-Process-Technology Co-optimization for Manufacturability XIII
◽
10.1117/12.2515167
◽
2019
◽
Author(s):
Yang Li
◽
Jinxin Li
◽
Peng Jiang
◽
Luming Fan
◽
Aman Zheng
◽
...
Keyword(s):
Cmp Modeling
Download Full-text
Full-chip layout optimization for photo process window improvement of 3D NAND metal routing level
Design-Process-Technology Co-optimization for Manufacturability XIII
◽
10.1117/12.2512567
◽
2019
◽
Author(s):
Jennefir L. Digaum
◽
Hung-Eil Kim
◽
Eric L. Christensen
◽
Hamilton Sanchez
◽
Moydul Islam
Keyword(s):
Layout Optimization
◽
Process Window
Download Full-text
Load More ...
Sign in / Sign up
Close
Export Citation Format
Close
Share Document
Close