2017 IEEE International Conference on Computer Design (ICCD)
Latest Publications

TOTAL DOCUMENTS

122

(FIVE YEARS 0)

H-INDEX

(FIVE YEARS 0)

Published By IEEE

9781538622544

Latest Documents Most Cited Documents Contributed Authors Related Sources Related Keywords

Dependency-Aware Parallel Routing for Large-Scale FPGAs

2017 IEEE International Conference on Computer Design (ICCD) ◽

10.1109/iccd.2017.45 ◽

2017 ◽

Cited By ~ 2

Author(s):

Minghua Shen ◽

Nong Xiao ◽

Guojie Luo

Keyword(s):

Large Scale

Download Full-text

Memory-Bounded Randomness for Hardware-Constrained Encrypted Computation

2017 IEEE International Conference on Computer Design (ICCD) ◽

10.1109/iccd.2017.117 ◽

2017 ◽

Author(s):

Nektarios Georgios Tsoutsos ◽

Oleg Mazonka ◽

Michail Maniatakos

Download Full-text

Exploiting Process Variation for Read Performance Improvement on LDPC Based Flash Memory Storage Systems

2017 IEEE International Conference on Computer Design (ICCD) ◽

10.1109/iccd.2017.118 ◽

2017 ◽

Cited By ~ 4

Author(s):

Qiao Li ◽

Liang Shi ◽

Yejia Di ◽

Yajuan Du ◽

Chun J. Xue ◽

...

Keyword(s):

Performance Improvement ◽

Flash Memory ◽

Storage Systems ◽

Process Variation ◽

Memory Storage

Download Full-text

DAAIP: Deadblock Aware Adaptive Insertion Policy for High Performance Caching

2017 IEEE International Conference on Computer Design (ICCD) ◽

10.1109/iccd.2017.60 ◽

2017 ◽

Author(s):

Newton ◽

Sujit Kr Mahto ◽

Suhit Pai ◽

Virendra Singh

Keyword(s):

High Performance

Download Full-text

Automated Debugging of Arithmetic Circuits Using Incremental Gröbner Basis Reduction

2017 IEEE International Conference on Computer Design (ICCD) ◽

10.1109/iccd.2017.37 ◽

2017 ◽

Cited By ~ 6

Author(s):

Farimah Farahmandi ◽

Prabhat Mishra

Keyword(s):

Arithmetic Circuits ◽

Automated Debugging ◽

Basis Reduction ◽

Bner Basis

Download Full-text

CooECC: A Cooperative Error Correction Scheme to Reduce LDPC Decoding Latency in NAND Flash

2017 IEEE International Conference on Computer Design (ICCD) ◽

10.1109/iccd.2017.115 ◽

2017 ◽

Cited By ~ 9

Author(s):

Meng Zhang ◽

Fei Wu ◽

Yajuan Du ◽

Chengmo Yang ◽

Changsheng Xie ◽

...

Keyword(s):

Error Correction ◽

Nand Flash ◽

Ldpc Decoding ◽

Correction Scheme

Download Full-text

Post-Layout Perturbation towards Stitch Friendly Layout for Multiple E-Beam Lithography

2017 IEEE International Conference on Computer Design (ICCD) ◽

10.1109/iccd.2017.71 ◽

2017 ◽

Cited By ~ 1

Author(s):

Sudipta Paul ◽

Pritha Banerjee ◽

Susmita Sur-Kolay

Download Full-text

BACM: Barrier-Aware Cache Management for Irregular Memory-Intensive GPGPU Workloads

2017 IEEE International Conference on Computer Design (ICCD) ◽

10.1109/iccd.2017.111 ◽

2017 ◽

Author(s):

Yuxi Liu ◽

Xia Zhao ◽

Zhibin Yu ◽

Zhenlin Wang ◽

Xiaolin Wang ◽

...

Keyword(s):

Cache Management

Download Full-text

A Cost-Efficient NVM-Based Journaling Scheme for File Systems

2017 IEEE International Conference on Computer Design (ICCD) ◽

10.1109/iccd.2017.18 ◽

2017 ◽

Cited By ~ 3

Author(s):

Xiaoyi Zhang ◽

Dan Feng ◽

Yu Hua ◽

Jianxi Chen

Keyword(s):

File Systems ◽

Cost Efficient

Download Full-text

GraphTuner: An Input Dependence Aware Loop Perforation Scheme for Efficient Execution of Approximated Graph Algorithms

2017 IEEE International Conference on Computer Design (ICCD) ◽

10.1109/iccd.2017.38 ◽

2017 ◽

Cited By ~ 4

Author(s):

Hamza Omar ◽

Masab Ahmad ◽

Omer Khan

Keyword(s):

Graph Algorithms ◽

Efficient Execution

Download Full-text

2017 IEEE International Conference on Computer Design (ICCD)Latest Publications

TOTAL DOCUMENTS

H-INDEX

Published By IEEE

Dependency-Aware Parallel Routing for Large-Scale FPGAs

Memory-Bounded Randomness for Hardware-Constrained Encrypted Computation

Exploiting Process Variation for Read Performance Improvement on LDPC Based Flash Memory Storage Systems

DAAIP: Deadblock Aware Adaptive Insertion Policy for High Performance Caching

Automated Debugging of Arithmetic Circuits Using Incremental Gröbner Basis Reduction

CooECC: A Cooperative Error Correction Scheme to Reduce LDPC Decoding Latency in NAND Flash

Post-Layout Perturbation towards Stitch Friendly Layout for Multiple E-Beam Lithography

BACM: Barrier-Aware Cache Management for Irregular Memory-Intensive GPGPU Workloads

A Cost-Efficient NVM-Based Journaling Scheme for File Systems

GraphTuner: An Input Dependence Aware Loop Perforation Scheme for Efficient Execution of Approximated Graph Algorithms

2017 IEEE International Conference on Computer Design (ICCD)
Latest Publications