Proceeding of the ACM/SIGDA international symposium on Field programmable gate arrays - FPGA '09
Latest Publications

TOTAL DOCUMENTS

(FIVE YEARS 0)

H-INDEX

(FIVE YEARS 0)

Published By ACM Press

9781605584102

Latest Documents Most Cited Documents Contributed Authors Related Sources Related Keywords

A novel minloop SB design to improve FPGA routability

Proceeding of the ACM/SIGDA international symposium on Field programmable gate arrays - FPGA '09 ◽

10.1145/1508128.1508202 ◽

2009 ◽

Author(s):

JIanDe Yu ◽

JinMei Lai

Download Full-text

Implementation of the reconfiguration port scheduling on the erlangen slot machine

Proceeding of the ACM/SIGDA international symposium on Field programmable gate arrays - FPGA '09 ◽

10.1145/1508128.1508192 ◽

2009 ◽

Cited By ~ 2

Author(s):

Florian Dittmann ◽

Elmar Weber ◽

Norma Montealegre

Keyword(s):

Slot Machine

Download Full-text

Parallel placement for FPGAs revisited

Proceeding of the ACM/SIGDA international symposium on Field programmable gate arrays - FPGA '09 ◽

10.1145/1508128.1508186 ◽

2009 ◽

Cited By ~ 2

Author(s):

Cristinel Ababei

Download Full-text

A multi-fpga 10x-real-time high-speed search engine for a 5000-word vocabulary speech recognizer

Proceeding of the ACM/SIGDA international symposium on Field programmable gate arrays - FPGA '09 ◽

10.1145/1508128.1508141 ◽

2009 ◽

Cited By ~ 18

Author(s):

Edward C. Lin ◽

Rob A. Rutenbar

Keyword(s):

Real Time ◽

Search Engine ◽

High Speed ◽

Speech Recognizer

Download Full-text

Fast and scalable packet classification using perfect hash functions

Proceeding of the ACM/SIGDA international symposium on Field programmable gate arrays - FPGA '09 ◽

10.1145/1508128.1508163 ◽

2009 ◽

Cited By ~ 15

Author(s):

Viktor Puš ◽

Jan Korenek

Keyword(s):

Hash Functions ◽

Packet Classification

Download Full-text

Large-scale wire-speed packet classification on FPGAs

Proceeding of the ACM/SIGDA international symposium on Field programmable gate arrays - FPGA '09 ◽

10.1145/1508128.1508162 ◽

2009 ◽

Cited By ~ 50

Author(s):

Weirong Jiang ◽

Viktor K. Prasanna

Keyword(s):

Large Scale ◽

Packet Classification

Download Full-text

Towards automated ECOs in FPGAs

Proceeding of the ACM/SIGDA international symposium on Field programmable gate arrays - FPGA '09 ◽

10.1145/1508128.1508131 ◽

2009 ◽

Cited By ~ 7

Author(s):

Andrew C. Ling ◽

Stephen D. Brown ◽

Jianwen Zhu ◽

Sean Safarpour

Download Full-text

A communication architecture for complex runtime reconfigurable systems and its implementation on spartan-3 FPGAs

Proceeding of the ACM/SIGDA international symposium on Field programmable gate arrays - FPGA '09 ◽

10.1145/1508128.1508170 ◽

2009 ◽

Cited By ~ 28

Author(s):

Dirk Koch ◽

Christian Beckhoff ◽

Jüergen Teich

Keyword(s):

Reconfigurable Systems ◽

Communication Architecture

Download Full-text

Making good points

Proceeding of the ACM/SIGDA international symposium on Field programmable gate arrays - FPGA '09 ◽

10.1145/1508128.1508149 ◽

2009 ◽

Cited By ~ 7

Author(s):

David Sheldon ◽

Frank Vahid

Download Full-text

A comparison of CPUs, GPUs, FPGAs, and massively parallel processor arrays for random number generation

Proceeding of the ACM/SIGDA international symposium on Field programmable gate arrays - FPGA '09 ◽

10.1145/1508128.1508139 ◽

2009 ◽

Cited By ~ 78

Author(s):

David Barrie Thomas ◽

Lee Howes ◽

Wayne Luk

Keyword(s):

Random Number ◽

Random Number Generation ◽

Massively Parallel ◽

Parallel Processor ◽

Number Generation ◽

Processor Arrays ◽

Massively Parallel Processor

Download Full-text

Proceeding of the ACM/SIGDA international symposium on Field programmable gate arrays - FPGA '09Latest Publications

TOTAL DOCUMENTS

H-INDEX

Published By ACM Press

A novel minloop SB design to improve FPGA routability

Implementation of the reconfiguration port scheduling on the erlangen slot machine

Parallel placement for FPGAs revisited

A multi-fpga 10x-real-time high-speed search engine for a 5000-word vocabulary speech recognizer

Fast and scalable packet classification using perfect hash functions

Large-scale wire-speed packet classification on FPGAs

Towards automated ECOs in FPGAs

A communication architecture for complex runtime reconfigurable systems and its implementation on spartan-3 FPGAs

Making good points

A comparison of CPUs, GPUs, FPGAs, and massively parallel processor arrays for random number generation

Proceeding of the ACM/SIGDA international symposium on Field programmable gate arrays - FPGA '09
Latest Publications