2013 IEEE 24th International Conference on Application-Specific Systems, Architectures and Processors
Latest Publications

TOTAL DOCUMENTS

(FIVE YEARS 0)

H-INDEX

(FIVE YEARS 0)

Published By IEEE

9781479904938, 9781479904945

Latest Documents Most Cited Documents Contributed Authors Related Sources Related Keywords

Application-specific processors for web-browsing: An exploration and evaluation of the design space

2013 IEEE 24th International Conference on Application-Specific Systems, Architectures and Processors ◽

10.1109/asap.2013.6567556 ◽

2013 ◽

Cited By ~ 2

Author(s):

Gabriel Yessin ◽

Lubomir Riha ◽

Tarek El-Ghazawi ◽

David Mayhew

Keyword(s):

Design Space ◽

Web Browsing ◽

Application Specific

Download Full-text

Hardware acceleration for Just-In-Time compilation on heterogeneous embedded systems

2013 IEEE 24th International Conference on Application-Specific Systems, Architectures and Processors ◽

10.1109/asap.2013.6567576 ◽

2013 ◽

Cited By ~ 2

Author(s):

Alexandre Carbon ◽

Yves Lhuillier ◽

Henri-Pierre Charles

Keyword(s):

Embedded Systems ◽

Hardware Acceleration ◽

Just In Time

Download Full-text

Hybrid SPM-cache architectures to achieve high time predictability and performance

2013 IEEE 24th International Conference on Application-Specific Systems, Architectures and Processors ◽

10.1109/asap.2013.6567593 ◽

2013 ◽

Cited By ~ 10

Author(s):

Wei Zhang ◽

Yiqiang Ding

Keyword(s):

High Time ◽

And Performance ◽

Time Predictability

Download Full-text

A highly efficient, thread-safe software cache implementation for tightly-coupled multicore clusters

2013 IEEE 24th International Conference on Application-Specific Systems, Architectures and Processors ◽

10.1109/asap.2013.6567591 ◽

2013 ◽

Cited By ~ 2

Author(s):

Christian Pinto ◽

Luca Benini

Keyword(s):

Highly Efficient ◽

Tightly Coupled ◽

Multicore Clusters ◽

Software Cache

Download Full-text

Private configuration environments (PCE) for efficient reconfiguration, in CGRAs

2013 IEEE 24th International Conference on Application-Specific Systems, Architectures and Processors ◽

10.1109/asap.2013.6567579 ◽

2013 ◽

Cited By ~ 6

Author(s):

Muhammad Adeel Tajammul ◽

Syed. M. A. H. Jafri ◽

Ahmed Hemani ◽

Juha Plosila ◽

Hannu Tenhunen

Download Full-text

Hub page

2013 IEEE 24th International Conference on Application-Specific Systems, Architectures and Processors ◽

10.1109/asap.2013.6567527 ◽

2013 ◽

Download Full-text

Highly scalable on-the-fly interleaved address generation for UMTS/HSPA+ parallel turbo decoder

2013 IEEE 24th International Conference on Application-Specific Systems, Architectures and Processors ◽

10.1109/asap.2013.6567601 ◽

2013 ◽

Cited By ~ 1

Author(s):

Aida Vosoughi ◽

Guohui Wang ◽

Hao Shen ◽

Joseph R. Cavallaro ◽

Yuanbin Guo

Keyword(s):

Turbo Decoder ◽

Address Generation

Download Full-text

[USB label]

2013 IEEE 24th International Conference on Application-Specific Systems, Architectures and Processors ◽

10.1109/asap.2013.6567525 ◽

2013 ◽

Download Full-text

Pseudo-constant logic optimization

2013 IEEE 24th International Conference on Application-Specific Systems, Architectures and Processors ◽

10.1109/asap.2013.6567559 ◽

2013 ◽

Author(s):

Aaron Landy ◽

Greg Stitt

Keyword(s):

Logic Optimization

Download Full-text

Loop program mapping and compact code generation for programmable hardware accelerators

2013 IEEE 24th International Conference on Application-Specific Systems, Architectures and Processors ◽

10.1109/asap.2013.6567544 ◽

2013 ◽

Cited By ~ 6

Author(s):

Srinivas Boppu ◽

Frank Hannig ◽

Jurgen Teich

Keyword(s):

Code Generation ◽

Hardware Accelerators ◽

Programmable Hardware

Download Full-text

2013 IEEE 24th International Conference on Application-Specific Systems, Architectures and ProcessorsLatest Publications

TOTAL DOCUMENTS

H-INDEX

Published By IEEE

Application-specific processors for web-browsing: An exploration and evaluation of the design space

Hardware acceleration for Just-In-Time compilation on heterogeneous embedded systems

Hybrid SPM-cache architectures to achieve high time predictability and performance

A highly efficient, thread-safe software cache implementation for tightly-coupled multicore clusters

Private configuration environments (PCE) for efficient reconfiguration, in CGRAs

Hub page

Highly scalable on-the-fly interleaved address generation for UMTS/HSPA+ parallel turbo decoder

[USB label]

Pseudo-constant logic optimization

Loop program mapping and compact code generation for programmable hardware accelerators

2013 IEEE 24th International Conference on Application-Specific Systems, Architectures and Processors
Latest Publications