Designing high-throughput hardware accelerator for stream cipher HC-128

2012 ◽  
Author(s):  
Anupam Chattopadhyay ◽  
Ayesha Khalid ◽  
Subhamoy Maitra ◽  
Shashwat Raizada
Keyword(s):  
High Throughput ◽  
Stream Cipher ◽  
Hardware Accelerator

scholarly journals High-Throughput Low-Area Hardware Design of Authenticated Encryption with Associated Data Cryptosystem that Uses ChaCha20 and Poly1305

2019 ◽  
Vol 8 (2S6) ◽  
pp. 86-94
Keyword(s):  
High Throughput ◽  
Stream Cipher ◽  
Hardware Design ◽  
Authenticated Encryption ◽  
Verilog Hdl ◽  
Low Area ◽  
Cell Library ◽  
Wide Range ◽  
Exclusive Or ◽  
Associated Data

In this paper, the hardware design of a low area and a high throughput ChaCha20-Poly1305 that performs the dual authentication-encryption function for a secured communication within hardware devices is presented. Cryptographic algorithms- ChaCha20 stream cipher and Poly1305, enhance security margins and achieve higher performance measures on a wide range of software platforms and has proven superior to its counterpart, the AES, in the software domain. This relatively new stream cipher is compared to the benchmark AES, has recently been standardized but their implementations in hardware have had very little to not very desirable results particularly in terms of area. For this reason, it is therefore an active field to make such algorithms hardware friendly. This research presents a compact, low-area and high throughput chacha20-Poly1305 Authenticated Encryption with Associated Data (AEAD) design. The core architecture consists of the ChaCha20-Poly1305 algorithm. The simplified quarter round designed in the proposed architecture uses the addition, rotation and exclusive-or algorithms operators (gates). This proposed architecture provides an improvement in the operating frequency and area. The architecture was modeled and simulated with Verilog HDL and Modelsim tools for functional and timing correctness. The hardware architecture designed was synthesized with Xilinx‟s Synthesis Tool (XST) and Synopsis‟ Design Compiler (DC) using the 0.18µm CMOS standard Cell library. The resulting hardware area in terms of gate equivalent is approximately 11KGE for chacha20 and 21KGE for Poly1305. The design operates at maximum frequency of 420 MHz and 870 MHz for the ChaCha20 and Poly1305 respectively. The proposed design presented in this paper additionally functions at a throughput of approximately 8 Gbps for ChaCha20 with an overall efficiency of 2.35 Kbps/GE when ChaCha20 and Poly1305 are combined into the AEAD_ChaCha20_Poly1305 authenticated encryption core.

scholarly journals A high-throughput hardware accelerator for network entropy estimation using sketches

IEEE Access ◽  
2021 ◽  
pp. 1-1
Author(s):  
Javier E. Soto ◽  
Paulo Ubisse ◽  
Yaime Fernandez ◽  
Cecilia Hernandez ◽  
Miguel Figueroa
Keyword(s):  
High Throughput ◽  
Hardware Accelerator ◽  
Entropy Estimation ◽  
Network Entropy

A High-Throughput Pruning-based Pair-Hidden-Markov-Model Hardware Accelerator for Next-Generation DNA Sequencing

2020 ◽  
pp. 1-1
Author(s):  
Xiao Wu ◽  
Arun Subramaniyan ◽  
Zhehong Wang ◽  
Satish Narayanasamy ◽  
Reetuparna Das ◽  
...  
Keyword(s):  
Markov Model ◽  
Dna Sequencing ◽  
Hidden Markov Model ◽  
High Throughput ◽  
Hidden Markov ◽  
Hardware Accelerator ◽  
Next Generation ◽  
Next Generation Dna Sequencing

FPGA-Based High-Throughput CNN Hardware Accelerator With High Computing Resource Utilization Ratio

2021 ◽  
pp. 1-15
Author(s):  
Wenjin Huang ◽  
Huangtao Wu ◽  
Qingkun Chen ◽  
Conghui Luo ◽  
Shihao Zeng ◽  
...  
Keyword(s):  
Resource Utilization ◽  
High Throughput ◽  
Hardware Accelerator ◽  
Computing Resource ◽  
Utilization Ratio

Low power high throughput reconfigurable stream cipher hardware VLSI architectures

2014 ◽  
Vol 6 (1) ◽  
pp. 1 ◽  
Author(s):  
R. Sakthivel ◽  
M. Vanitha ◽  
Harish M. Kittur
Keyword(s):  
Low Power ◽  
High Throughput ◽  
Stream Cipher ◽  
Vlsi Architectures
Sign in / Sign up

Export Citation Format

Share Document