(Invited) Pattern and Emissivity Insensitive Dopant Activation and Silicide Contact Formation Annealing in a Hot Wall Rapid Thermal Annealing System

2016 ◽  
Keyword(s):  
Thermal Annealing ◽  
Rapid Thermal Annealing ◽  
Dopant Activation ◽  
Contact Formation

Impact of rapid thermal annealing and hydrogenation on the doping concentration and carrier mobility in solid phase crystallized poly-Si thin films

2011 ◽  
Vol 1321 ◽  
Author(s):  
A. Kumar ◽  
P.I. Widenborg ◽  
H. Hidayat ◽  
Qiu Zixuan ◽  
A.G. Aberle
Keyword(s):  
Thin Films ◽  
Electronic Properties ◽  
Thermal Annealing ◽  
Rapid Thermal Annealing ◽  
Carrier Mobility ◽  
Crystalline Silicon ◽  
Solid Phase ◽  
Dopant Activation ◽  
Hall Effect Measurements ◽  
Probe Measurements

ABSTRACTThe effect of the rapid thermal annealing (RTA) and hydrogenation step on the electronic properties of the n+ and p+ solid phase crystallized (SPC) poly-crystalline silicon (poly-Si) thin films was investigated using Hall effect measurements and four-point-probe measurements. Both the RTA and hydrogenation step were found to affect the electronic properties of doped poly-Si thin films. The RTA step was found to have the largest impact on the dopant activation and majority carrier mobility of the p+ SPC poly-Si thin films. A very high Hall mobility of 71 cm2/Vs for n+ poly-Si and 35 cm2/Vs for p+ poly-Si at the carrier concentration of 2×1019 cm-3 and 4.5×1019 cm-3, respectively, were obtained.

Refractory-Metal-Silicide Contact Formation by Rapid Thermal Annealing

1985 ◽  
Author(s):  
Nobuyoshi NATSUAKI ◽  
Kiyonori OHYU ◽  
Tadashi SUZUKI ◽  
Nobuyoshi KOBAYASHI ◽  
Naotaka HASHIMOTO ◽  
...  
Keyword(s):  
Thermal Annealing ◽  
Rapid Thermal Annealing ◽  
Refractory Metal ◽  
Metal Silicide ◽  
Contact Formation

Low Temperature Dopant Activation Using Variable Frequency Microwave Annealing

2010 ◽  
Vol 1245 ◽  
Author(s):  
Terry L. Alford ◽  
Karthik Sivaramakrishnan ◽  
Anil Indluru ◽  
Iftikhar Ahmad ◽  
Bob Hubbard ◽  
...  
Keyword(s):  
Low Temperature ◽  
Thermal Annealing ◽  
Rapid Thermal Annealing ◽  
Effective Means ◽  
Variable Frequency ◽  
Dopant Activation ◽  
Ion Channeling ◽  
Transmission Electron ◽  
Limited Diffusion ◽  
Ion Implanted

AbstractVariable frequency microwaves (VFM) and rapid thermal annealing (RTA) were used to activate ion implanted dopants and re-grow implant-damaged silicon. Four-point-probe measurements were used to determine the extent of dopant activation and revealed comparable resistivities for 30 seconds of RTA annealing at 900 °C and 6-9 minutes of VFM annealing at 540 °C. Ion channeling analysis spectra revealed that microwave heating removes the Si damage that results from arsenic ion implantation to an extent comparable to RTA. Cross-section transmission electron microscopy demonstrates that the silicon lattice regains nearly all of its crystallinity after microwave processing of arsenic implanted silicon. Secondary ion mass spectroscopy reveals limited diffusion of dopants in VFM processed samples when compared to rapid thermal annealing. Our results establish that VFM is an effective means of low-temperature dopant activation in ion-implanted Si.

Rapid Thermal Annealing of Ion Implanted p-n Junction in Silicon

1985 ◽  
Vol 52 ◽  
Author(s):  
C. Ho ◽  
R. Kwor ◽  
C. Araujo ◽  
J. Gelpey
Keyword(s):  
Leakage Current ◽  
Thermal Annealing ◽  
Rapid Thermal Annealing ◽  
Dwell Time ◽  
Annealing Temperature ◽  
Current Analysis ◽  
Junction Depth ◽  
Leakage Currents ◽  
Dopant Activation ◽  
Secondary Ion

ABSTRACTThe rapid thermal annealing (RTA) of p+n and n+p diodes, fabricated by the LOCOS process, and its subsequent effects on junction leakage current, junction depth and dopant activation were investigated. The reverse bias diode leakage currents of implanted Si <100> samples (As+: 60 KeY, 5×1014 5×1015 cm−2, B+: 25 KeV, l×1014, l×1015 cm−2 and BF2+: 45 KeV, 1×1015cm−2 ) were measured as functions of annealing temperature, and dwell time. The annealing was performed using an Eaton RTA system (Nova ROA-400) at temperatures ranging from 950 °C to 1150 °C. Annealing times ranged from 0.2 sec. to 10 sec. The results from the diode leakage current analysis are correlated with those from Secondary Ion Mass Spectroscopy (SIMS) and differential Hall measurements. The reverse-biased leakage currents from the RTA-treated samples are compared with those from furnace-annealed samples.

Solid-phase crystallization and dopant activation of amorphous silicon films by pulsed rapid thermal annealing

1998 ◽  
Vol 135 (1-4) ◽  
pp. 205-208 ◽  
Author(s):  
Yongqian Wang ◽  
Xianbo Liao ◽  
Zhixun Ma ◽  
Guozhen Yue ◽  
Hongwei Diao ◽  
...  
Keyword(s):  
Amorphous Silicon ◽  
Thermal Annealing ◽  
Rapid Thermal Annealing ◽  
Solid Phase ◽  
Silicon Films ◽  
Solid Phase Crystallization ◽  
Dopant Activation

Integrated Processinyg of Silicided Shallow Junctions using Rapid Thermal Annealing Prior to Dopant Activation

1989 ◽  
Vol 146 ◽  
Author(s):  
Leonard Rubin ◽  
Nicole Herbots ◽  
JoAnne Gutierrez ◽  
David Hoffman ◽  
Di Ma
Keyword(s):  
Thermal Annealing ◽  
Rapid Thermal Annealing ◽  
Titanium Silicide ◽  
Silicon Substrates ◽  
Sheet Resistivity ◽  
Furnace Annealing ◽  
Dopant Activation ◽  
Silicide Layer ◽  
Low Leakage ◽  
Sputter Deposited

ABSTRACTA method for producing shallow silicided diodes for MOS devices (with junction depths of about 0.1 µm), by implanting after forming the silicide layer was investigated. The key to this integrated process is the use of rapid thermal annealing (RTA) to activate the dopants in the silicon, so that there is very little thermal broadening of the implant distribution. Self-aligned titanium silicide (TiSi2) films with thicknesses ranging from 40 to 80 nm were grown by RTA of sputter deposited titanium films on silicon substrates. After forming the TiSi2, arsenic and boron were implanted. A second RTA step was used after implantation to activate these dopants. It was found that implanting either dopant caused a sharp increase in the sheet resistivity of the TiSi2. The resistivity can be easily restored to its original value (about 18 µΩ-cm) by a post implant RTA anneal. RBS analysis showed that arsenic diffuses rapidly in the TiSi2 during RTA at temperatures as low as 600°C. SIMS data indicated that boron was not mobile up to temperatures of 900°C, possibly because it forms a compound with the titanium which precipitates in the TiSi 2. Coalescence of TiSi2 occurs during post implant furnace annealing, leading to an increase in the sheet resistivity. The amount of coalescence depends on the film thickness, but not on whether or not the film had been subject to implantation. Spreading resistance profiling data showed that both arsenic and boron diffused into the TiSi2 during furnace annealing, reducing the surface concentrations of dopant at the TiSi2/Si interface. Both N+/P and P+/N diodes formed by this technique exhibited low leakage currents after the second RTA anneal. This is attributed to removal of the implant damage by the RTA. In summary, the second RTA serves the dual purpose of removing implant damage in the TiSi2 and creating the shallow junction by dopant activation.

Shallow Junction Formation in As-Implanted Si by Low-Temperature Rapid Thermal Annealing

1989 ◽  
Vol 147 ◽  
Author(s):  
M. K. El-Ghor ◽  
S. J. Pennycook ◽  
R. A. Zuhr
Keyword(s):  
Thermal Annealing ◽  
Rapid Thermal Annealing ◽  
Dislocation Loops ◽  
Cross Sectional ◽  
Dopant Activation ◽  
Transmission Electron ◽  
Shallow Junctions ◽  
Surface Image ◽  
Long Time ◽  
Short Time

AbstractShallow junctions were formed in single-crystal Si(100) by implantation of As at energies between 2 and 17.5 keV followed by conventional furnace annealing or by rapid thermal annealing (RTA). Cross-sectional transmission electron microscopy (XTEM) showed that defect-free shallow junctions could be formed at temperatures as low as 700 °C by RTA, with about 60% dopant activation. From a comparison of short-time and long-time annealing, it is proposed that surface image forces are responsible for the efficient removal of end-of-range (EOR) dislocation loops

Sign in / Sign up

Export Citation Format

Share Document