Proceedings 2000. Design Automation Conference. (IEEE Cat. No.00CH37106)
Latest Publications

TOTAL DOCUMENTS

134

(FIVE YEARS 0)

H-INDEX

(FIVE YEARS 0)

Published By IEEE

0780359739

Latest Documents Most Cited Documents Contributed Authors Related Sources Related Keywords

An efficient heuristic for state encoding minimizing the BDD representations of the transition relations of finite state machines

Proceedings 2000. Design Automation Conference. (IEEE Cat. No.00CH37106) ◽

10.1109/aspdac.2000.835071 ◽

2002 ◽

Cited By ~ 1

Author(s):

R. Forth ◽

P. Molitor

Keyword(s):

Finite State Machines ◽

State Machines ◽

Finite State ◽

State Encoding

Download Full-text

Narrow bus encoding for low power systems

Proceedings 2000. Design Automation Conference. (IEEE Cat. No.00CH37106) ◽

10.1109/aspdac.2000.835099 ◽

2002 ◽

Cited By ~ 1

Author(s):

Youngsoo Shin ◽

Kiyoung Choi

Keyword(s):

Power Systems ◽

Low Power ◽

Bus Encoding

Download Full-text

Symbolic circuit-noise analysis and modeling with determinant decision diagrams

Proceedings 2000. Design Automation Conference. (IEEE Cat. No.00CH37106) ◽

10.1109/aspdac.2000.835111 ◽

2002 ◽

Author(s):

Xiang-Dong Tan ◽

C.-J.R. Shi

Keyword(s):

Noise Analysis ◽

Decision Diagrams ◽

Circuit Noise ◽

Determinant Decision Diagrams

Download Full-text

VLSI implementation of rake receiver for IS-95 CDMA testbed using FPGA

Proceedings 2000. Design Automation Conference. (IEEE Cat. No.00CH37106) ◽

10.1109/aspdac.2000.835050 ◽

2002 ◽

Cited By ~ 2

Author(s):

O. Leung ◽

Chi-Ying Tsui ◽

R.S. Cheng

Keyword(s):

Rake Receiver ◽

Vlsi Implementation

Download Full-text

Subwavelength lithography (PSM, OPC)

Proceedings 2000. Design Automation Conference. (IEEE Cat. No.00CH37106) ◽

10.1109/aspdac.2000.835113 ◽

2002 ◽

Cited By ~ 3

Author(s):

T. Terasawa

Download Full-text

A new efficient waveform simulation method for RLC interconnect via amplitude and phase approximation

Proceedings 2000. Design Automation Conference. (IEEE Cat. No.00CH37106) ◽

10.1109/aspdac.2000.835144 ◽

2002 ◽

Author(s):

Xiaodong Yang ◽

W.H. Ku ◽

Chung-Kuan Cheng

Keyword(s):

Simulation Method ◽

Phase Approximation ◽

Waveform Simulation

Download Full-text

A 16-bit redundant binary multiplier using low-power pass-transistor logic SPL

Proceedings 2000. Design Automation Conference. (IEEE Cat. No.00CH37106) ◽

10.1109/aspdac.2000.835065 ◽

2002 ◽

Author(s):

H. Sakamoto ◽

H. Ochi ◽

K. Uda ◽

K. Taki ◽

Bu-Yeol Lee ◽

...

Keyword(s):

Low Power ◽

Pass Transistor ◽

Binary Multiplier ◽

Pass Transistor Logic

Download Full-text

Synthesis challenges for next-generation high-performance and high-density PLDs

Proceedings 2000. Design Automation Conference. (IEEE Cat. No.00CH37106) ◽

10.1109/aspdac.2000.835088 ◽

2002 ◽

Author(s):

J. Gong ◽

Songjie Xu

Keyword(s):

High Performance ◽

High Density ◽

Next Generation

Download Full-text

Taiwan foundry for System-In-Package (SIP)

Proceedings 2000. Design Automation Conference. (IEEE Cat. No.00CH37106) ◽

10.1109/aspdac.2000.835096 ◽

2002 ◽

Author(s):

A.W. Lin

Download Full-text

The enhancing of efficiency of the harmonic balance analysis by adaptation of preconditioner to circuit nonlinearity

Proceedings 2000. Design Automation Conference. (IEEE Cat. No.00CH37106) ◽

10.1109/aspdac.2000.835159 ◽

2002 ◽

Cited By ~ 3

Author(s):

M.M. Gourary ◽

S.G. Rusakov ◽

S.L. Ulyanov ◽

M.M. Zharov ◽

K.K. Gullapalli ◽

...

Keyword(s):

Harmonic Balance ◽

Harmonic Balance Analysis ◽

Balance Analysis

Download Full-text

Proceedings 2000. Design Automation Conference. (IEEE Cat. No.00CH37106)Latest Publications

TOTAL DOCUMENTS

H-INDEX

Published By IEEE

An efficient heuristic for state encoding minimizing the BDD representations of the transition relations of finite state machines

Narrow bus encoding for low power systems

Symbolic circuit-noise analysis and modeling with determinant decision diagrams

VLSI implementation of rake receiver for IS-95 CDMA testbed using FPGA

Subwavelength lithography (PSM, OPC)

A new efficient waveform simulation method for RLC interconnect via amplitude and phase approximation

A 16-bit redundant binary multiplier using low-power pass-transistor logic SPL

Synthesis challenges for next-generation high-performance and high-density PLDs

Taiwan foundry for System-In-Package (SIP)

The enhancing of efficiency of the harmonic balance analysis by adaptation of preconditioner to circuit nonlinearity

Proceedings 2000. Design Automation Conference. (IEEE Cat. No.00CH37106)
Latest Publications