Design of Buffer Circuit for Global Interconnects Using Adiabatic Dynamic Logic
2020 ◽
Vol 10
(1)
◽
pp. 55-62
Keyword(s):
1994 ◽
Vol 41
(6)
◽
pp. 2244-2251
◽