Novel low capacitance sidewall elevated drain dynamic threshold voltage MOSFET (LCSED) for ultra low power dual gate CMOS technology

International Electron Devices Meeting 1998. Technical Digest (Cat. No.98CH36217) ◽

10.1109/iedm.1998.746387 ◽

2002 ◽

Cited By ~ 3

Author(s):

H. Kotaki ◽

S. Kakimoto ◽

M. Nakano ◽

K. Adachi ◽

A. Shibata ◽

...

Keyword(s):

Low Power ◽

Threshold Voltage ◽

Cmos Technology ◽

Dynamic Threshold ◽

Ultra Low Power ◽

Dual Gate ◽

Low Capacitance

Download Full-text

Novel bulk dynamic threshold voltage MOSFET (B-DTMOS) with advanced isolation (SITOS) and gate to shallow-well contact (SSS-C) processes for ultra low power dual gate CMOS

International Electron Devices Meeting. Technical Digest ◽

10.1109/iedm.1996.553626 ◽

2002 ◽

Cited By ~ 23

Author(s):

H. Kotaki ◽

S. Kakimoto ◽

M. Nakano ◽

T. Matsuoka ◽

K. Adachi ◽

...

Keyword(s):

Low Power ◽

Threshold Voltage ◽

Dynamic Threshold ◽

Ultra Low Power ◽

Dual Gate

Download Full-text

Ultra low power supply voltage (0.3 V) operation with extreme high speed using bulk dynamic threshold voltage MOSFET (B-DTMOS) with advanced fast-signal-transmission shallow well

1998 Symposium on VLSI Technology Digest of Technical Papers (Cat. No.98CH36216) ◽

10.1109/vlsit.1998.689206 ◽

2002 ◽

Cited By ~ 10

Author(s):

A. Shibata ◽

T. Matsuoka ◽

S. Kakimoto ◽

H. Kotaki ◽

M. Nakano ◽

...

Keyword(s):

Low Power ◽

Threshold Voltage ◽

Power Supply ◽

High Speed ◽

Supply Voltage ◽

Signal Transmission ◽

Dynamic Threshold ◽

Power Supply Voltage ◽

Ultra Low Power

Download Full-text

Ultra-low-power dynamic-threshold digital circuits in the flexFET independently-double-gated SOI CMOS technology

2006 IEEE Workshop on Microelectronics and Electron Devices, 2006. WMED '06. ◽

10.1109/wmed.2006.1678295 ◽

2006 ◽

Cited By ~ 2

Author(s):

S. Parke ◽

K. DeGregorio ◽

D. Hackler ◽

D. Wilson

Keyword(s):

Low Power ◽

Digital Circuits ◽

Cmos Technology ◽

Dynamic Threshold ◽

Ultra Low Power ◽

Power Dynamic ◽

Soi Cmos

Download Full-text

Influence of Threshold Voltage Performance Analysis on Dual Halo Gate Stacked Triple Material Dual Gate TFET for Ultra Low Power Applications

Silicon ◽

10.1007/s12633-020-00422-4 ◽

2020 ◽

Cited By ~ 3

Author(s):

M. Venkatesh ◽

N. B. Balamurugan

Keyword(s):

Performance Analysis ◽

Low Power ◽

Threshold Voltage ◽

Ultra Low Power ◽

Dual Gate ◽

Voltage Performance

Download Full-text

Ultra-Low-Power, High-Performance, Dynamic-Threshold Digital Circuits in the FlexFET Independently-Double-Gated SOI CMOS Technology

2005 IEEE International SOI Conference Proceedings ◽

10.1109/soi.2005.1563542 ◽

2006 ◽

Author(s):

D. Hackler ◽

K. DeGregorio ◽

S. Parke

Keyword(s):

Low Power ◽

High Performance ◽

Digital Circuits ◽

Cmos Technology ◽

Dynamic Threshold ◽

Ultra Low Power ◽

Soi Cmos

Download Full-text

Subthreshold performance of deep-submicrometer dual gate material p-MOSFET and CMOS circuits for ultra low power analog/mixed-signal applications

2008 26th International Conference on Microelectronics ◽

10.1109/icmel.2008.4559244 ◽

2008 ◽

Author(s):

Saurav Chakraborty ◽

Abhijit Mallik ◽

Chandan Kumar Sarkar

Keyword(s):

Low Power ◽

Cmos Circuits ◽

Ultra Low Power ◽

Mixed Signal ◽

Deep Submicrometer ◽

Dual Gate

Download Full-text

An ultra-low-power TIA plus limiting amplifier in 90nm CMOS technology for 2.5 Gb/s optical receiver

2016 24th Iranian Conference on Electrical Engineering (ICEE) ◽

10.1109/iraniancee.2016.7585677 ◽

2016 ◽

Cited By ~ 1

Author(s):

Ahmad Mouri Zadeh Khaki ◽

Masoud Omoomi ◽

Ebrahim Borzabadi

Keyword(s):

Low Power ◽

Cmos Technology ◽

Optical Receiver ◽

Ultra Low Power ◽

Limiting Amplifier

Download Full-text

Modified Ion Implantation Based New Subthreshold Device Design & Threshold Voltage Modelling for Ultra Low Power Applications

International Journal of Electronics and Device Physics ◽

10.35840/2631-5041/1703 ◽

2018 ◽

Vol 2 (1) ◽

Author(s):

Hossain Munem ◽

Chowdhury Masud H

Keyword(s):

Ion Implantation ◽

Low Power ◽

Threshold Voltage ◽

Device Design ◽

Ultra Low Power

Download Full-text

Ultra low power active-RC filter in 180 nm CMOS technology

2013 IEEE 11th International Workshop of Electronics, Control, Measurement, Signals and their application to Mechatronics ◽

10.1109/ecmsm.2013.6648930 ◽

2013 ◽

Cited By ~ 3

Author(s):

S. Rekha ◽

T. Laxminidhi

Keyword(s):

Low Power ◽

Cmos Technology ◽

Ultra Low Power ◽

Active Rc Filter

Download Full-text

An Ultra Low Power, Configurable Intelligent Biasing Calibration for Medical Sensor Applications in 130 nm CMOS Technology

2020 IEEE International Conference on Big Data and Smart Computing (BigComp) ◽

10.1109/bigcomp48618.2020.00017 ◽

2020 ◽

Author(s):

Imran Ali ◽

Huo Yingge ◽

Muhammad Asif ◽

Kang-Yoon Lee

Keyword(s):

Low Power ◽

Cmos Technology ◽

Ultra Low Power ◽

Sensor Applications

Download Full-text